The theory for obtaining mobility and carrier concentration profiles by the Hall-effect, magnetoresistance, and capacitance-conductance methods is developed in the relaxation-time approximation. This theory is then applied to semiconductors in which a Schottky barrier is used to control a depletion region. Particular emphasis is given to field-effect transistor structures which are ideally suited for geometric magnetoresistance measurements. A unique feature of the present model is the correction for finite gate (Schottky-barrier) current, which can be very important under forward-gate-bias conditions. The ability to use forward-bias makes the nearsurface region more accessible. Also, parasitic resistance effects are treated. We apply these results to GaAs conducting layers formed by direct implantation of 4 X 10 12 1 cm 2 , 100-ke V Si ions into Cr-doped GaAs.
I. INTRODUCTION
Thin-layer structures are usually characterized by their average mobilities and carrier concentrations, as obtained from surface Hall-effect and conductivity measurements. However, it is often necessary to know the detailed profiles of these quantities in order to predict device properties. For example, the pinch-off behavior of a field-effect transistor (FET) depends on the steepness of the carrier profile in the substrate-active-layer region. One way to get both carrier concentration and mobility profiles is by successively removing very thin layers, and then performing conductivity and HalI-effect measurements at each step. 1 This method, however, has several disadvantages: (1) it is totally destructive, and the measurements cannot be repeated; (2) it is time consuming, and not easily automated; and (3) the layer removal process (usually a chemical etch) is often not homogeneous across the surface of the sample, and thus measurements in the high-resistivity tail of the profile are difficult if not impossible. All of the above difficulties are overcome by the Schottky-barrier techniques, in which actual layer removal is replaced by depletion depth adjustment.
2 --4 Such adjustment is accomplished by reverse-biasing the Schottky barrier with respect to a nearly Ohmic contact. For example, in n-type GaAs, it is convenient to evaporate a gold Schottky barrier over the surface of a Hall-bar or van der Pauw pattern (avoiding the Ohmic contacts, of course) and reversebias the Au layer. The maximum depletion depth is limited by breakdown at high reverse-bias voltages, although this problem is not severe in 10 17 -em -3 GaAs, typical material for FETs. The minimum depth has usually been taken as the zero-bias depletion depth, about 0.1 Jim in the aforementioned material. (Note that the depletion from surface states in GaAs has about the same magnitude as that imposed by a Schottky barrier, so that the etch-step method is also limited in profiling close to the surface.) However, by forward-biasing the Schottky barrier, it is possible to get closer to the surface, in fact, to about 0.05 Jim in 10 17 -em -3 GaAs. The region between 0.05 and 0.10 p.m is quite important in directimplant GaAs FETs, since the concentration and implantdamage profile peaks typically occur here. Unfortunately, in forward bias, gate current begins to flow and can cause severe errors in mobility calculations.
It is the purpose of this paper to develop a theoretical basis for profiling by three different techniques: (1) Hall effect, (2) geometrical magnetoresistance, and (3) capacitanceconductance. The relationships between the various measured mobilities will be established in the relaxation-time approximation. Many of the results reported in this first section will not be new, but have the advantage of being presented in a unified framework. Then, a dc effective-circuit model will be developed to show how gate (Schottky-barrier) current, and parasitic resistance, can be included in the analysis. Particular emphasis will be placed on the FET structure. Finally, the results win be applied to a FET-type GaAs layer formed by direct implantation of 4X 10 12 /cm2, lOO-keV Si ions into a Cr-doped, semi-insulating GaAs substrate.
II. BULK TRANSPORT THEORY
The current density in an isotropic, n-type semiconductor, with spherical equal-energy surfaces, is given by4
Here, the O'ij are components of the conductivity tensor, Ei denotes the electric-field component in the itb direction, n is the electron concentration, e is the magnitude of the electronic charge, m! is the electron effective mass, ris the mean time between collisions, and l U = eB 1m:, where B is the strength of a magnetic field along the z axis. The brackets denote an average over energy.
A. Hall effect, physical magnetoresistance
We first consider the geometry, shown in Fig. I(a) , for Hall-effect and physical magnetoresistance measurements.
The boundary condition is J y = 0, so that, from Eq. (2),
JxB B axxayy -axyayx ne
where the well-known Hall factor r is given by C +:zr) r= .
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For {U2r< 1, we simply have r = (r)/( 7)2. The Hall mobil.-ity is defined by
where /i-con' the conductivity mobility, win be defined later.
In this same approximation, by expanding the denominators in Eqs. (3) and (4) to order {U2r, we get
m:
where we have defined/i-con =e(7)lm:,/i-PMR = r$ 112 f.Lcon' and
Thus, we can determine (..lPMR from the relationship J x (B )I
The parameter $ is usually called the magneto resistance coefficient. 
Geometrical magnetoresistance
We next consider the geometry shown in Fig. l(b 
where /i-OMR = r(5 + 1 )1/2/i-con. For the GaAs material considered in this study, r is almost independent of energy through much of the layer because of the nearly degenerate electron concentration. Then, f.LOMR ~H ~con' and /i-PMR :::::0. However, the "tail" of the electron profile is no longer degenerate so that these approximations do not hold in this region.
m. PROFiliNG THEORY
We consider the geometries shown in Fig.! . For the FET-like structure, Fig. lib) , electron current flows from the source to the drain, which is positively biased at V SD ' but the gate may also draw current, especially when VSG denotes a relatively high, positive bias (say, O.S-D.6 V). In Fig. lIb then z will increase by .:lz. We assume that the conductive layer ends abruptly atz = a. The total currents will be given by integrals over thin sheets of current, from z to 0, with each sheet assumed to have uniform electrical properties. Thus, from Eqs. (I) and (2), (12) where each sheet has width wand depth ds, and where Ix is the total current actually fl.owing under the depletion region.
Ix(VsG) = w(e,,(VSG)[ u",,(s)ds + EY(VSG)[ UXy(s)ds). (11)
(Note that Ix #=Is #=ID' unless IG = O. This topic will be discussed later.) The electric fields are assumed uniform, i.e., Ex = Vx II, and Ey = Vy Iw, where w and I are defined in
Figs. l(a) and l(b), for the HaH-bar and PET structures, respectively, In some experiments, V SD is held constant and, in other experiments, Is or I D' Thus, we shall present the results in a way which will include both the constant-current and constant-voltage cases. Also, we will defer the treatment of parasitic resistances until the next section.
It is convenient to solve Eqs. (11) and (12) and set up a general profiling model before imposing any boundary condition. By using the relationship u xy = -uyx ' we get 
Then,
(15)
where Eqs. (3) and (4) 
where the subscript zero denotes a measurement at B = O.
A. GMR profiling
Because of the high aspect ratio w/l the Hall field Ey is effectively shorted by the source and drain contacts in the 
B. Haii-effect profiling
For the Hall-etfect structure, Fig. 1(a) 
The final approximate forms of Eqs. (27) and (28) should be good enough for most purposes, since the whole analysis breaks down anyway unlessfl2B2.(1.
C. Capacitance-conductance profiling
The Schottky-barrier gate of Fig. lIb) win have a capacitance C given by
where E is the low-frequency dielectric constant, and A ~wl is the area of the capacitor. It may be shown, in the abruptjunction approximation, that3 (z) . Note that the capacitance-conductance method gives the conductivity mobility directly. Corrections to AI xO due to finite gate current and parasitic resistances will be given in the next section.
D. Gate-current and parasitic resistance effects
The quantities Ix, V x , and Vy referred to in the previous section denote the current and voltage drop in the conductive layer (channel) under the depletion region. The quantities actually measured, however, are somewhat different.
D.C.Look
For the FET structure, Fig. I(b (33) where J(a) = cotha -a -I, and the total channel voltage can be written
where ISD = (Is + I D )/2, and Rp is the parasitic resistance, including contact, access, and ammeter resistances.
[The "a" in Eq. (33) should not be confused with the "a" in Eq.
(13).] It is assumed that the structure is symmetric, so that the parasitic contribution on the source side is identical to that on the drain side. Also, Eq. (33) .
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For the capacitance-conductance (CC) profiling method, the considerations are basically the same as those given above for the GMR method. Equation (31) 
This form of the parasitic-resistance correction was derived by Pucel and Krumm. 9 However, an important limitation in the accuracy of the CC mobility is its dependence upon capacitance measurements, which suffer if the series resistance is too high 10 or if the impurity profile is too abrupt. 11 Also, the effects of gate current upon C-V measurements have not been treated, although the charge-storage capacitance should be small for a Schottky-barrier deviceY The GMR mobility suffers from no such limitations although, of course, the depth z is determined from capacitance measurements in both cases.
For the Hall-bar geometry, the situation is somewhat different. First of aU, parasitic resistances are not important because two side arms, dose to the middle of the sample, are used to measure the paraneI voltage drop. Secondly, the perpendicular (Hall.) voltage is also measured at the middle of the sample, so that it is the current near the middle, not the average current, that is important. As before, if the electric field in the channel. is constant, then by using the techniques of Ref. 8 it can be shown 13 that the current at midchannd is
where ISD = (Is + I D )/2, and g(a) = cotha -sinh-I a.
Thus, for the Hall.-effect formulas, Eqs. (26H28), we directly measure Vx and V y ' and determine Ix from Eq. (37). The quantity g{a) is plotted in Fig. 2 .
Unfortunately, the Hall-bar geometry with its long narrow gate, can lead to relatively high ratios of IGIIsD and .J.IGIAIsD at low source-drain voltages and high forwardbias gate voltages, say V SD ~30 mV and VSG ~ 0.5 V. This problem can be circumvented by going to higher V SD , but then the restriction V SD <2jVsG -0.75 VI may be violated, so that the depletion layer is not of uniform thickness. Basically, as with the GMR case, we should worry about the approximation of constant electric field when the corrective terms are large, i.e., when/Gg(a)/2=lsD orwhen..1 (/Gg(a)l 2)~/sD' Note that g(a) > f(a) for all a so that the Halleffect case involves larger gate-current corrections than the GMRcase.
IV. RESULTS AND DISCUSSION
A FET-type active layer (n=10 17 cm- 3 ) was formed in a Cr-doped, semi-insulating GaAs wafer by direct implantation of 4 X 1012/cm 2 , lOO-keV Si ions, with subsequent capping and annealing for activation. A test pattern, containing a gated Hall bar, as wen as several FET geometries, was fabricated onto this wafer. A separate "fat" FET, isolated from the other devices, was used for simultaneous C-V measurements, so that n and z were always determined along with the mobilities. The entire experiment was performed automatically with a PDP-I1-03 computer.
The currents Is and 1 D were measured by switching a Keithley 619 ammeter between source and drain circuits. The gate current 1 G was determined either from the relation-
or from a separate ammeter in the gate circuit. The highest source-gate voltage employed was about 0.6 V, which limited the acceptable source-drain voltages to V SD <21 VSG -0.75 YI=300mY, in order to keepz relatively constant over the channe11ength.
A. Gate-current corrections
We consider the GMR-mobility data, shown in Fig. 3 . A fat FET, with a 50 X 4OO-,um gate, was used for these measurements. The voltages were V SD = 30 mY, VSG = -1.2-0.53 Y. At VSG = 0.53 Y, thecurrentswere/ sD =79,uAand 1 G =46 ,uA, so that 1 G was an appreciable fraction of 1 SD . Since a=0.6, andf(a)=0.2, the quantity 1 G f(a)l2 was less than5,uA,onlya6% correctiontol sD ' However,..1 (/G f(a)1  2) was comparable to ..1/ sD , due to the large values of ..1/GI ..1 VSG at these gate biases. (At VSG = 0.42 Y, IG was down by an order of magnitude.) Note that the depletion depth at VSG = + 0.53 V is 0.087 ,urn, while the depletion depth at VSG = 0 is about 0.16 ,urn. Thus, the use of forward bias has made possible the obtaining of information much closer to the surface, including the important implantation-peak region (about 0.08 ,urn) in this case. The curve designated,u-SDG in Fig. 3 is corrected according to Eq. (36), while the curve designated ,u-S uses only the source current, with no correction for gate current. As can be seen, the correction to the mobility profile is considerable. Smaller FETs, on the same chip, give basically similar (within 10--15%) corrected mobility profiles, although the uncorrected profiles are much different. These results, as well as other data presented in Ref. 8, confirm the general correctness of the gate-current corrections, as given by Eq. (36). Note that certain regions of the C-V data in Fig. 3 may not be accurate due to abruptprofile effects. \) However, series-resistance effects 10 should not be important since wRC < 0.1 everywhere.
B. Parasitic-resistance corrections
In this section we will show by a direct method that the parasitic-resistance effects are quite small for the GMR method, and quite large for the CC method, at least for our material and test structures. To carry out this procedure, it is necessary to be able to separate Rr into its components Re and R p. Such a separation is difficult for the fat FET so it is necessary to employ two other structures on the test pattern, namely a 4X 100-,um FET and a lOX 100-,um FET, which have identical contact geometries and identical source-gate and gate-drain spacings. Thus, Rp should be the same for these two devices. By writing Rr = Rp + Re = Rp + Ire, where r e is the channel resistance per unit length and I is the gate length, it is easy to show that Rp = (SR T4 -2R Tlo )/3 where, for example, R T4 is the total resistance of the 4-,um device.
Plots of R p and Revs gate bias for the 10-,um device are shown in Fig. 4 , for B = O. Here Rr is calculated from V SD and 1 SD (R r = V SD II SD ) for each device, R p is found from the relationship derived above, and Rc = Rr -Rp. It is seen that Rp is nearly constant (135 ± IS {J) over a large range of gate bias, while Re changes by a factor 5 over the same range. For VSG < -1.3 Y it is difficult to get an accurate value of R p, since Rp <Re in this region. The observed behavior of Rp and Rc is exactly what we expect from our simple model and gives confidence that our separation procedure is credible.
With the knowledge of RTf Rc VS V SG ' we can correct theCC profile, as shown in Eq. (38). These corrections can be very large for our 10-,um MESFET structure, ranging from 1.0, for VSG < -1.4 Y, to 2.3 at VSG = 0 Y. The corrected and uncorrected ,uee profiles are shown in Fig. 5 . Forwardbias results are not shown because the n-curve dip in this region (cf. Fig. 3 ) may be artificial. The capacitance per unit area of the lO-,um device was virtually the same as that for the fat FET. It is clearly seen that unless the test structure has RpIRr<l, the CC method is quite inaccurate, except near pinch-off, and even then series resistance can cause the results to be questionable.
We now turn to the GMR case. Here, only the magnetic-field dependence of the ratio R T / R c is important, as seen from Eq. (35). This dependence was checked at 10 kG, the same field as that used for the POMR measurements, and it was found that F(B) ranged from 1.008 to 0.982, as VSG ranged from 0.5 to -1.4 V. The corrections to PGMR are less than 4.7% over the entire profile, as shown in Fig. 5 . It is interesting that Jay and Wallis 6 also report parasitic-resistance effects of less than 5%. Thus, parasitic-resistance effects do not seem to be very important in the GMR method, either for the sample studied here or for a wide variety of other samples that we and others 6 have tested. However, this situation may not hold for a sample which has a very strong mobility variation.
The Hall-mobility profile, also shown in Fig. 5 , was measured on a device similar to that shown in Fig. I(a) . Unfortunately, at low V SD ' signal-to-noise was poor and the corrections were very large. For example, even for a V SD of It is interesting to compare the corrected Hall, GMR, and CC mobility profiles, shown in Fig. 5 . All three methods give a rather fiat profile at depths greater than 0.2 pm. The difference in absolute magnitudes should perhaps not be considered significant, given the nonideal designs involved. In fact, the corrected CC profile is quite similar to the GMR profile over its entire range, except for being lower by 15-20%. The downward turn of the GMR and CC mobilities at depths less than 0.15 pm is not unexpected since the implanted-ion concentration and damage are peaking in this range. Again, the Hall mobility data in this region are almost certainly inaccurate because of the high V SD which was necessary to get a reasonable signal-to-noise ratio at forward bias. However, it should be noted that the only totally unreasonable mobility values shown in Fig. 5 are those from the uncorrected CC technique, in the zero-bias region. Therefore, those using this technique should make sure that either the parasitic resistance of their test structure is negligible, or it is easily measurable. Otherwise, the results could be quite misleading.
In summary, we have developed a theoretical framework for determining mobility profiles by the Hall-effect, geometric-magnetoresistance, and capacitance-conductance techniques. Our treatment includes finite gate-current effects, which allow the extraction of data much closer to the surface than was possible before, and parasitic-resistance effects. From a practical point of view, the GMR technique seems to have advantages over the other two, because the Hall method is harder to implement, and the CC method is fraught with inaccuracies, some inherent, and some perhaps due to our particular design structure.
